

HDL Verifier™ Release Notes

How to Contact MathWorks



www.mathworks.com Web
comp.soft-sys.matlab Newsgroup
www.mathworks.com/contact_TS.html Technical Support



suggest@mathworks.com Product enhancement suggestions
bugs@mathworks.com Bug reports
doc@mathworks.com Documentation error reports
service@mathworks.com Order status, license renewals, passcodes
info@mathworks.com Sales, pricing, and general information



508-647-7000 (Phone)



508-647-7001 (Fax)



The MathWorks, Inc.
3 Apple Hill Drive
Natick, MA 01760-2098

For contact information about worldwide offices, see the MathWorks Web site.

HDL Verifier™ Release Notes

© COPYRIGHT 2009–2012 by The MathWorks, Inc.

The software described in this document is furnished under a license agreement. The software may be used or copied only under the terms of the license agreement. No part of this manual may be photocopied or reproduced in any form without prior written consent from The MathWorks, Inc.

FEDERAL ACQUISITION: This provision applies to all acquisitions of the Program and Documentation by, for, or through the federal government of the United States. By accepting delivery of the Program or Documentation, the government hereby agrees that this software or documentation qualifies as commercial computer software or commercial computer software documentation as such terms are used or defined in FAR 12.212, DFARS Part 227.72, and DFARS 252.227-7014. Accordingly, the terms and conditions of this Agreement and only those rights specified in this Agreement, shall pertain to and govern the use, modification, reproduction, release, performance, display, and disclosure of the Program and Documentation by the federal government (or other entity acquiring for or through the federal government) and shall supersede any conflicting contractual terms or conditions. If this License fails to meet the government's needs or is inconsistent in any respect with federal procurement law, the government agrees to return the Program and Documentation, unused, to The MathWorks, Inc.

Trademarks

MATLAB and Simulink are registered trademarks of The MathWorks, Inc. See www.mathworks.com/trademarks for a list of additional trademarks. Other product or brand names may be trademarks or registered trademarks of their respective holders.

Patents

MathWorks products are protected by one or more U.S. patents. Please see www.mathworks.com/patents for more information.

Summary by Version	1
Version 4.0 (R2012a) HDL Verifier	4
Version 3.4 (R2011b) EDA Simulator Link	9
Version 3.3 (R2011a) EDA Simulator Link	13
Version 3.2 (R2010b) EDA Simulator Link	17
Version 3.1 (R2010a) EDA Simulator Link	21
Version 3.0 (R2009b) EDA Simulator Link	24
Compatibility Summary for HDL Verifier	25

Summary by Version

This table provides quick access to what's new in each version. For clarification, see "Using Release Notes" on page 2, below.

Version (Release)	New Features and Changes	Version Compatibility Considerations	Fixed Bugs and Known Problems
Latest Version V4.0 (R2012a)	Yes "Version 4.0 (R2012a) HDL Verifier" on page 4	Yes Summary	Bug Reports Includes fixes
V3.4 (R2011b)	Yes "Version 3.4 (R2011b) EDA Simulator Link" on page 9	Yes Summary	Bug Reports Includes fixes
V3.3 (R2011a)	Yes "Version 3.3 (R2011a) EDA Simulator Link" on page 13	Yes Summary	Bug Reports Includes fixes
V3.2 (R2010b)	Yes "Version 3.2 (R2010b) EDA Simulator Link" on page 17	Yes	Bug Reports
V3.1 (R2010a)	Yes "Version 3.1 (R2010a) EDA Simulator Link" on page 21	No	Bug Reports
V3.0 (R2009b)	Yes "Version 3.0 (R2009b) EDA Simulator Link" on page 24	No	Bug Reports

Using Release Notes

Use release notes when upgrading to a newer version to learn about:

- New features
- Changes
- Potential impact on your existing files and practices

Review the release notes for other MathWorks® products required for this product (for example, MATLAB® or Simulink®). Determine if enhancements, bugs, or compatibility considerations in other products impact you.

If you are upgrading from a software version other than the most recent one, review the current release notes and all interim versions. For example, when you upgrade from V1.0 to V1.2, review the release notes for V1.1 and V1.2.

What Is in the Release Notes

New Features and Changes

- New functionality
- Changes to existing functionality

Version Compatibility Considerations

When a new feature or change introduces a reported incompatibility between versions, the **Compatibility Considerations** subsection explains the impact.

Compatibility issues reported after the product release appear under Bug Reports at the MathWorks Web site. Bug fixes can sometimes result in incompatibilities, so review the fixed bugs in Bug Reports for any compatibility impact.

Fixed Bugs and Known Problems

MathWorks offers a user-searchable Bug Reports database so you can view Bug Reports. The development team updates this database at release time

and as more information becomes available. Bug Reports include provisions for any known workarounds or file replacements. Information is available for bugs existing in or fixed in Release 14SP2 or later. Information is not available for all bugs in earlier releases.

Access Bug Reports using your MathWorks Account.

Documentation on the MathWorks Web Site

Related documentation is available on mathworks.com for the latest release and for previous releases:

- Latest product documentation
- Archived documentation

Version 4.0 (R2012a) HDL Verifier

This table summarizes what's new in V4.0 (R2012a):

New Features and Changes	Version Compatibility Considerations	Fixed Bugs and Known Problems
Yes	Yes “Compatibility Summary for HDL Verifier” on page 25	Bug Reports Includes fixes

New features and changes introduced in this version are described here:

- “EDA Simulator Link Is Now HDL Verifier” on page 4
- “FPGA-in-the-Loop for Altera Boards” on page 4
- “System Object for HDL Cosimulation with MATLAB, with Automatic System Object Generation” on page 5
- “Use of FPGA Board as Source Block with FPGA-in-the-Loop” on page 6
- “HDL Regression Testing with Simulink® Design Verifier™” on page 6
- “New Examples for R2012a” on page 6
- “HDL Verifier Supported Software and System Updates” on page 7
- “Functions and Function Elements Being Removed” on page 7

EDA Simulator Link Is Now HDL Verifier

Effective R2012a, EDA Simulator Link is now HDL Verifier.

FPGA-in-the-Loop for Altera Boards

FPGA-in-the-Loop now supports Altera® FPGA design software and the following Altera development kits and boards:

- Altera Arria II GX FPGA development kit
- Altera Cyclone III FPGA development kit
- Altera Cyclone IV GX FPGA development kit

- Altera DE2-115 development and education board

See “FPGA-in-the-Loop (FIL)” in the HDL Verifier™ documentation and “Performing FPGA-in-the-Loop” in the HDL Coder™ documentation for workflow instructions.

System Object for HDL Cosimulation with MATLAB, with Automatic System Object Generation

The HDL cosimulation System object provides integrated HDL cosimulation with MATLAB. When you use this workflow to cosimulate MATLAB and HDL code, you gain the following benefits of using the System object:

- Control all aspect of the cosimulation from MATLAB.
- Easily configure all test bench parameters.
- Remove need for multiple function calls.
- Create System object automatically from existing HDL code (see “Automatic System Object Generation with CosimWizard” on page 5).

The HDL cosimulation System object supports HDL cosimulation with both Mentor Graphics® ModelSim® and Cadence Incisive®. You can read more about the HDL cosimulation System object and its methods and properties in the HDL Cosimulation System Objects reference page.

Automatic System Object Generation with CosimWizard

Although you can hand code an HDL cosimulation System object, you can more easily create the System object automatically using existing HDL code and the HDL Cosimulation Wizard. This workflow also creates an HDL launch script for easier startup.

For More Information

- “Generate HDL Cosimulation Interfaces from Existing HDL Code”
- “HDL Cosimulation Wizard”

Use of FPGA Board as Source Block with FPGA-in-the-Loop

Effective R2012a, you can use the FPGA board as the source of stimuli in Simulink. Only one output is required. This feature enables high speed generation and processing of test stimulus with results brought back to Simulink for analysis.

See the example “Algorithm Verification with FIL Source Block”.

HDL Regression Testing with Simulink Design Verifier

You can now perform successive simulation runs without restarting the HDL simulator. This enhancement allows uses of automatically generated test cases, from the original behavioral model, generated from Simulink Design Verifier™. Such regression testing can achieve complete model and HDL code coverage.

Previously, commands issued in the Tcl startup file were executed only once, when the HDL simulator was started. Now, Tcl commands in the Simulation pane of the HDL Cosimulation block are stored with the block and are issued with each new simulation run. You do not have to reissue the commands in the HDL simulator.

See the example “Generating HDL Code Coverage Using Simulink and ModelSim”.

New Examples for R2012a

- HDL Cosimulation with MATLAB System Object:
 - Cosimulation Wizard for MATLAB System Object
 - Verifying Viterbi Decoder Using MATLAB System Object and Cadence Incisive
 - Verifying Viterbi Decoder Using MATLAB System Object and Mentor Graphics ModelSim
- Accelerate Algorithm Verification with a FIL Source Block

- Generating HDL Code Coverage Using Simulink and Mentor Graphics ModelSim
- FIL Demos Updated for Altera Workflow

HDL Verifier Supported Software and System Updates

The HDL Verifier supported software updates for this release are listed in the following sections.

See “Required Products” for a complete listing of supported products.

HDL Cosimulation

- Support for ModelSim 10.0c added
- No change to supported Cadence Incisive versions

FPGA-in-the-Loop

- Altera Quartus 11.0
- No change to supported Xilinx® Design Suite versions

Functions and Function Elements Being Removed

Function or Function Element Name	What Happens When You Use The Function or Element?	Use This Instead	Compatibility Considerations
FPGA Automation in Configuration	You cannot	Use the HDL	Use replacement workflow.

Function or Function Element Name	What Happens When You Use The Function or Element?	Use This Instead	Compatibility Considerations
Parameters or Model Explorer	access this feature	Workflow Advisor.	
fpgamodelsetup	Errors	Use the HDL Workflow Advisor	Use replacement workflow.
makefpgaproject	Errors	Use the HDL Workflow Advisor	Use replacement workflow.
configuremodelsim	Errors	vsim	Use replacement function.
wrapverilog	Errors	Wrapping Verilog code is no longer required.	

Version 3.4 (R2011b) EDA Simulator Link

This table summarizes what's new in V3.4 (R2011b):

New Features and Changes	Version Compatibility Considerations	Fixed Bugs and Known Problems
Yes	Yes Summary	Bug Reports Includes fixes

New features and changes introduced in this version are described here:

- “FPGA-in-the-Loop Workflow in HDL Coder HDL Workflow Advisor” on page 9
- “FPGA-in-the-Loop Updates” on page 9
- “Conversion of Error and Warning Message Identifiers” on page 10
- “EDA Simulator Link Supported Software and System Updates” on page 10
- “Functions and Function Elements Being Removed” on page 11

FPGA-in-the-Loop Workflow in HDL Coder HDL Workflow Advisor

FPGA-in-the-Loop (FIL) is available using the HDL Coder HDL Workflow Advisor. You can verify FPGA designs with FIL as part of the HDL Workflow Advisor workflow, which will create the FPGA programming file and download it to your selected development board. See HDL Coder documentation for details.

FPGA-in-the-Loop Updates

This release removes previous limitations and now supports:

- Arbitrary vectors. Limitations on input and output signal size in FIL have been removed.
- Variable step solvers
- ode45 solvers and model referencing

Conversion of Error and Warning Message Identifiers

For R2011b, EDA Simulator Link™ error and warning message identifiers have changed.

Compatibility Considerations

If you have scripts or functions that use message identifiers that changed, you must update the code to use the new identifiers. Typically, message identifiers are used to turn off specific warning messages.

For example, the `edalink:filWizard:NotString` identifier has changed to `EDALink:filWizard:NotString`. If your code checks for `edalink:filWizard:NotString`, you must update it to check for `EDALink:filWizard:NotString` instead.

To determine the identifier for a warning that appears at the MATLAB prompt, run the following command after you see the warning:

```
[MSG,MSGID] = lastwarn;
```

This command saves the message identifier to the variable `MSGID`.

Note Warning messages indicate a potential issue with your model or code. While you can turn off a warning, a suggested alternative is to change your model or code so it does not generate warnings.

EDA Simulator Link Supported Software and System Updates

EDA Simulator Link supported software updates for this release include:

- ModelSim SE 10.0a, 6.6d, 6.5f
- ModelSim PE 10.0a, 6.6d, 6.5f
- ModelSim DE 10.0a (Windows® 32 only)
- Questa® 10.0a
- Cadence® IES 10.2-s040

- Cadence IES 9.2-s014
- Cadence IUS 8.2-s009
- Xilinx ISE 13.1

See “Required Products”.

Functions and Function Elements Being Removed

Function or Function Element Name	What Happens When you use the Function or Element?	Use This Instead	Compatibility Considerations
FPGA hardware-in-the-loop via the EDA	Errors	filWizard or FIL in the HDL	Use replacement function
FPGA Automation in Configuration Parameters or	Warns	Use the HDL Workflow	Use replacement workflow
configuremodelsim	Errors	vsim	Use replacement function

Function or Function Element Name	What Happens When you use the Function or Element?	Use This Instead	Compatibility Considerations
launchDiscovery	Errors	Support for Synopsys® Discovery™ has been removed.	You must remove the launchDiscovery command from any scripts or programming files that contain it.
HDL Cosimulation block—Discovery	Errors	Support for Synopsys Discovery has been removed.	Remove or replace the Discovery HDL Cosimulation block in your Simulink models.

Version 3.3 (R2011a) EDA Simulator Link

This table summarizes what's new in V3.3 (R2011a):

New Features and Changes	Version Compatibility Considerations	Fixed Bugs and Known Problems
Yes	Yes Summary	Bug Reports Includes fixes

New features and changes introduced in this version are described here:

- “FPGA-in-the-Loop Simulation” on page 13
- “Multiple Cosimulation Sessions Support with Parallel Computing” on page 14
- “New User Guide Section for Using HDL Instance Object with Test Bench and Component Functions” on page 14
- “EDA Cosimulation Assistant Name Change to Cosimulation Wizard” on page 14
- “EDA Simulator Link Supported Software and System Updates” on page 15
- “Functions and Function Elements Being Removed” on page 15

FPGA-in-the-Loop Simulation

This release provides the capability for verification of FPGA designs with FPGA-in-the-Loop (FIL) simulation. The FIL Wizard, using HDL files that you provide, creates all the FPGA programming files and downloads them to a development board. It also provides you with a FIL block to insert into your existing model so that you can then run and test your FPGA implementation on the development board using Simulink. See “FPGA-in-the-Loop (FIL)” for details.

EDA Simulator Link tested FIL simulation with: Xilinx ISE 12.1; Supports Windows 32, Windows 64, Linux® 32, Linux 64.

Multiple Cosimulation Sessions Support with Parallel Computing

You can use the EDA Simulator Link and Parallel Computing Toolbox™ products together for up to eight cosimulation sessions on local machine. Use MATLAB Distributed Computing Server™ to farm out sessions to any number of other computers or to run more than eight sessions on a local machine.

Refer to the Parallel Computing Toolbox and the MATLAB Distributed Computing Server documentation for details and examples of using parallel computing with MATLAB and Simulink.

New User Guide Section for Using HDL Instance Object with Test Bench and Component Functions

Expanded documentation helps you learn how to use the `use_instance_obj` argument for MATLAB functions `matlabcp` and `matlabtb`. You can use this feature to pass an HDL instance object to the function as an argument. In previously releases, the `iport`, `oport`, `tnext`, `tnow`, and `portinfo` arguments of the MATLAB function definition served this purpose. With this feature, `matlabcp` and `matlabtb` function callbacks get the HDL instance object passed in: to hold state, provide read/write access protection for signals, and allow you to add state as you wish.

See “Writing Functions Using the HDL Instance Object” for details.

EDA Cosimulation Assistant Name Change to Cosimulation Wizard

The feature name "EDA Cosimulation Assistant" has been changed to "Cosimulation Wizard". The function used to launch the wizard has changed also. The function `edaCosimAssist` will be removed in a future release. Although `edaCosimAssist` is supported for backward compatibility, you should use function `cosimWizard` instead. See “HDL Cosimulation Wizard” for details.

Compatibility Considerations

Replace all existing instances of `edaCosimAssist` with `cosimWizard`.

EDA Simulator Link Supported Software and System Updates

- For FPGA Automation (with Simulink or Filter Design HDL Coder™):
 - Tested with Xilinx ISE 12.1
 - Added Windows 64 support
- For HDL Cosimulation:
 - ModelSim SE 6.6c, 6.5f, 6.4g
 - ModelSim PE 6.6c, 6.5f, 6.4g
 - ModelSim DE 6.6c (Windows 32 only)
 - Questa 6.6c
 - Support for Synopsys Discovery will be removed in a future release.
- Windows 64 Support Added for TLM Component Generation

Functions and Function Elements Being Removed

Function or Function Element Name	What Happens When you use the Function or Element?	Use This Instead	Compatibility Considerations
edaCosimAssist	Still runs	cosimWizard	Replace all existing instances of

Function or Function Element Name	What Happens When you use the Function or Element?	Use This Instead	Compatibility Considerations
			edaCosimAssist with cosimWizard.
launchDiscovery	Warns		Support for Synopsys Discovery will be removed in a future release.
HDL Cosimulation block—Discovery	Warns		Support for Synopsys Discovery will be removed in a future release.
FPGA hardware-in-the-loop	Warns	FPGA-in-the-Loop	Support for FPGA HIL will be removed in a future release.

Version 3.2 (R2010b) EDA Simulator Link

This table summarizes what's new in V3.2 (R2010b):

New Features and Changes	Version Compatibility Considerations	Fixed Bugs and Known Problems
Yes	Yes—Details labeled as Compatibility Considerations, below. See also Summary.	Bug Reports

New features and changes introduced in this version are described here:

- “HDL Cosimulation Updates” on page 17
- “FPGA Automation Updates” on page 19
- “TLM Generation Updates” on page 20

HDL Cosimulation Updates

- “EDA Cosimulation Assistant Creates Blocks and Functions from Existing HDL Code” on page 18
- “Updated Timescales Pane Offers New Options for Simulation Timescale Factoring” on page 18
- “To VCD File Block Supports Simulation Using Rapid Accelerator Mode” on page 18
- “EDA Simulator Link Supports ModelSim DE” on page 18
- “EDA Simulator Link Supports Cosimulation on 64-Bit Windows” on page 18
- “HDL Cosimulation Support for Synopsys Updated” on page 19

- “Zero Value of First Output for All Signals Corrected” on page 19

EDA Cosimulation Assistant Creates Blocks and Functions from Existing HDL Code

Get started quickly using existing HDL code and the EDA Cosimulation Assistant. This tool will guide you through the steps to create a test bench or component function for cosimulation with MATLAB or an HDL Cosimulation block for cosimulation with Simulink. See “Generate HDL Cosimulation Interfaces from Existing HDL Code”.

Updated Timescales Pane Offers New Options for Simulation Timescale Factoring

The updated timescale features allows you to choose when EDA Simulator Link software should calculate a timescale for you. In addition, you can make changes to the calculated timescale with an interactive GUI. See the HDL Cosimulation block reference for more information.

To VCD File Block Supports Simulation Using Rapid Accelerator Mode

To VCD File block now supports simulation using Rapid Accelerator mode. Select **Simulation > Rapid Accelerator Mode** in the model window before beginning cosimulation. See the To VCD File block reference for more information about this feature and block settings.

EDA Simulator Link Supports ModelSim DE

EDA Simulator Link software now supports ModelSim DE 6.6a (for Windows only). See “Product Requirements” for more information on supported products.

EDA Simulator Link Supports Cosimulation on 64-Bit Windows

This release adds support for Windows 64-bit machines. See “Product Requirements” for more information on supported products.

HDL Cosimulation Support for Synopsys Updated

With the release of R2010b, EDA Simulator Link software now supports VCS MXi. The software no longer supports VCX MX. See Compatibility Summary.

Compatibility Considerations. Attempts to cosimulate with VCX MX will be result in errors.

Zero Value of First Output for All Signals Corrected

Previously, the first output value of all signals in the HDL code was set to zero in Simulink (unless you used direct feedthrough, which works as expected). Effective this release, the output value of all signals now pass from the HDL simulator to Simulink as expected.

Compatibility Considerations. You will no longer see zero as the first output value of all signals in Simulink. You may need to modify your code or procedures to accommodate the corrected behavior.

FPGA Automation Updates

- “FPGA Project Generation with MATLAB and Filter Design HDL Coder” on page 19
- “Clock Module Generation Now Supports Verilog” on page 20

FPGA Project Generation with MATLAB and Filter Design HDL Coder

You can create Xilinx ISE projects from Filter Design HDL Coder and MATLAB. From the Filter Design & Analysis Tool GUI, select **Targets > Generate HDL**. Select the **FPGA Automation** tab. Use context-sensitive help to assist you in setting project generation options.

The software now supports FPGA project generation with MATLAB and Filter Design HDL Coder on 32-bit Windows systems and on 32- and 64-bit Linux systems.

See “FPGA Automation with Filter Design HDL Coder” to get started.

Clock Module Generation Now Supports Verilog

The limitation for DCM design containing only VHDL code has been removed. You may select Verilog on the HDL Coder pane or the Generate HDL pane (in Filter Design HDL Coder) when you specify options for FPGA project generation.

TLM Generation Updates

- “Single Source and Sink Blocks Now Supported” on page 20
- “New Algorithm Processing Options” on page 20
- “Temporal Decoupling Added to Generated TLM and Test Bench” on page 20

Single Source and Sink Blocks Now Supported

This release removes the previous limitation that designs under generation must contain both inputs and outputs. Your design now may have only source blocks or only sink blocks.

New Algorithm Processing Options

Choose the type of function execution trigger you want to use in the generated TLM component—SystemC thread or callback. Use a SystemC thread for a more realistic simulation (at the expense of time) and use a callback for faster execution (at the expense of accuracy).

Temporal Decoupling Added to Generated TLM and Test Bench

This release includes complete temporal decoupling implementation with quantum for faster processing for generated TLM and test bench.

Version 3.1 (R2010a) EDA Simulator Link

This table summarizes what's new in V3.1 (R2010a):

New Features and Changes	Version Compatibility Considerations	Fixed Bugs and Known Problems
Yes	No	Bug Reports

New features and changes introduced in this version are described here:

- “Support for Latest Synopsys Discovery Release” on page 21
- “Enable Direct Feedthrough for HDL Designs with Pure Combinational Datapaths” on page 22
- “New Functions for HDL Simulator Client Communication” on page 22
- “Batch, CLI, and GUI Mode Support Added for Cosimulation with HDL Simulators” on page 22
- “Use Same MATLAB Function for Multiple HDL Instances” on page 22
- “Generating Transaction Level Models for Use with Virtual Platforms” on page 23
- “Specializing FPGA Implementations” on page 23

Support for Latest Synopsys Discovery Release

EDA Simulator Link now supports the latest Synopsys release. See the requirements page on the MathWorks Web site for specific platforms supported and detailed information about the software and hardware required to use EDA Simulator Link software with the current release.

Enable Direct Feedthrough for HDL Designs with Pure Combinational Datapaths

The HDL Cosimulation block now supports *direct feedthrough*, which means that the output is controlled directly by the value of an input port. The input value change propagates to the output ports in zero time, thus eliminating one output-sample delay for HDL designs with pure combinational logic datapaths. This feature eliminates the need to modify the test bench portion of Simulink to compensate for cosimulation block delay.

New Functions for HDL Simulator Client Communication

A new function, `notifyMatlabServer`, allows you to send HDL simulator event and process IDs to MATLAB server. Another new function, `waitForHdlClient`, waits to begin processing until the specified event ID is obtained or a user-specified time-out occurs.

Batch, CLI, and GUI Mode Support Added for Cosimulation with HDL Simulators

You can execute cosimulation in batch mode for background processing or CLI mode for ease in debugging.

Use Same MATLAB Function for Multiple HDL Instances

This release adds a new argument, `use_instance_obj`, to the MATLAB functions `matlabcp` and `matlabtb`. This feature replaces the `iport`, `oport`, `tnext`, `tnow`, and `portinfo` arguments of the MATLAB function definition with an HDL instance object passed to the function as an argument. With this feature, `matlabcp` and `matlabtb` function callbacks get the HDL instance object after it has passed into hold state. They also provide read/write access protection for signals and allow you to add state as you wish.

With this feature you gain the following advantages:

- You can use the same MATLAB function to represent behavior for different instances of the same module in HDL without need to create one-off wrapper functions.

- You no longer need special "portinfo" argument on first invocation.
- You no longer need to use persistent or global variables.
- You receive better feedback and protections on reading/writing of signals.
- You can use object fields to identify the instance path and whether the call comes from a component or test bench function.
- You can use the field argument to pass user-defined arguments from the `matlabcp` or `matlabtb` instantiation on the HDL side to the function callbacks.

The new argument, `-use_instance_obj`, is identical for both `matlabcp` and `matlabtb`. See the Function Reference for `matlabcp` and `matlabtb` for instructions in using this new function argument.

Generating Transaction Level Models for Use with Virtual Platforms

- Export of Simulink algorithm models as OSCI TLM 2.0 components
- Generation of standalone SystemC test bench for generated TLM 2.0 component

Limitations The design under generation must contain both inputs and outputs. Designs that only have inputs or only have outputs (sink or source blocks) are not supported in this release. If you do not include both, EDA Simulator Link displays an error message and discontinues code generation.

Specializing FPGA Implementations

Generation of Xilinx ISE projects for FPGA designs

Version 3.0 (R2009b) EDA Simulator Link

This table summarizes what's new in V3.0 (R2009b):

New Features and Changes	Version Compatibility Considerations	Fixed Bugs and Known Problems
Yes	No	Bug Reports

New features and changes introduced in this version are described here:

EDA Simulator Link DS, EDA Simulator Link IN, and EDA Simulator Link MQ Merge

As of R2009b, EDA Simulator Link DS™, EDA Simulator Link IN™, and EDA Simulator Link MQ™ functionality are merged into a new product, EDA Simulator Link. These individual products are no longer available.

Compatibility Summary for HDL Verifier

This table summarizes new features and changes that might cause incompatibilities when you upgrade from an earlier version, or when you use files on multiple versions. Details are provided in the description of the new feature or change.

Version (Release)	New Features and Changes with Version Compatibility Impact
Latest Version V4.0 (R2012a)	See the Compatibility Considerations subheading for each of these new features and changes: <ul style="list-style-type: none"> • “Functions and Function Elements Being Removed” on page 7
V3.4 (R2011b)	See the Compatibility Considerations subheading for each of these new features and changes: <ul style="list-style-type: none"> • “Conversion of Error and Warning Message Identifiers” on page 10 • “Functions and Function Elements Being Removed” on page 11
V3.3 (R2011a)	See the Compatibility Considerations subheading for each of these new features and changes: <ul style="list-style-type: none"> • “EDA Cosimulation Assistant Name Change to Cosimulation Wizard” on page 14 • “Functions and Function Elements Being Removed” on page 15

Version (Release)	New Features and Changes with Version Compatibility Impact
V3.2 (R2010b)	Yes. See the Compatibility Considerations subheading for this new feature or change: <ul style="list-style-type: none"><li data-bbox="872 460 1298 522">• “HDL Cosimulation Support for Synopsys Updated” on page 19<li data-bbox="872 539 1328 602">• “Zero Value of First Output for All Signals Corrected” on page 19
V3.1 (R2010a)	None
V3.0 (R2009b)	None